<u>ABSTRACT</u>

A method and system provides an increased robustness and protection against the occurrence of soft errors in parallel connect functional redundancy checking processors. This is achieved by predicting in advance the likely occurrence of a soft error and its

5   impact on the resulting instruction flow and using already existing circuit

implementations to hide the transient error.